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ABSTRACT 
 
This thesis examines the ultra-low power circuit techniques for mm-scale Internet of 
Things (IoT) platforms. The IoT devices are known for their small form factors and limited battery 
capacity and lifespan. So, ultra-low power consumption of always-on blocks is required for the 
IoT devices that adopt aggressive duty-cycling for high power efficiency and long lifespan. Several 
problems need to be addressed regarding IoT device designs, such as ultra-low power circuit 
design techniques for sleep mode and energy-efficient and fast data rate transmission for active 
mode communication. Therefore, this thesis highlights the ultra-low power always-on systems, 
focusing on energy efficient optical transmission in order to miniaturize the IoT systems. 
First, this thesis presents a battery-less sub-nW micro-controller for an always-operating 
system implemented with a newly proposed logic family. Second, it proposes an always-operating 
sub-nW light-to-digital converter to measure instant light intensity and cumulative light exposure, 
which employs the characteristics of this proposed logic family. Third, it presents an ultra-low 
standby power optical wake-up receiver with ambient light canceling using dual-mode operation. 
Finally, an energy-efficient low power optical transmitter for an implantable IoT device is 
suggested. Implications for future research are also provided. 
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CHAPTER 1   
Introduction 
 
1.1  Miniaturized mm-scale Internet of Things (IoT) 
Researchers have paid a significant amount of attention to the IoT for the last couple of 
years. Some IoT devices have been standardized, such as a thermostat to save energy by controlling 
the temperature automatically [1] and a production-line monitoring sensor to indicate the output 
speed, mechanical defects, and fluctuations in temperature [2]. Continued progress in electrical 
engineering will lead to more advanced IoT technologies, which can be applied to smart homes, 
wearable devices, smart cities, and even connected cars [3]. Moreover, the connectivity of the IoT 
devices has been enhanced remarkably as communication technologies develop. The advent of 
Low-Power Wi-Fi, Low-Power Wide Area Networks (LPWAN) [4] will enable long-range 
communications among connected IoT devices. Accordingly, LPWAN are expected to cover the 
wireless connections among 700 million IoT devices by 2021 [5]. 
The continued scaling in semiconductor technology has decreased the cost of IoT devices 
and development of various IoT platforms. Among the numerous IoT platforms, a miniaturized, 
cubic millimeter-scale IoT device is a new type of platform that operates at extremely low power 
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 and can last for several months without replacing the battery. Moreover, both its size and cost will 
be significantly less compared to previous IoT devices. Because of these benefits, it can be used 
for a wide range of new applications, including continuously monitoring the temperature [6], 
humidity [7], illumination [8], motion [9], pressure [10], flow rate [11], and even gas 
concentrations [12]. The miniaturized IoT device can also be applied to implantable medical 
devices for surgeries with the benefit of minimizing incisions. If its size becomes smaller than the 
diameter of a needle, the miniaturized implantable device can be delivered by needle injection [13].  
Furthermore, with its potential for low cost, the cubic-millimeter-scale IoT device can have broad 
use from health monitoring to effective maintenance of equipment in industry [14]. 
However, the rigorous size limit on the form factor volume restricts the size of the battery 
of IoT devices. Recent cubic millimeter-scale IoT devices have mostly relied on thin-film Li 
batteries [9], [15]. For example, the 0.76-mm3 Li thin-film battery mentioned in [15] provides 
almost six orders of magnitude lower energy capacity than the capacity of one alkaline AA battery. 
Therefore, the average power consumption of a standard cubic millimeter-scale sensor node should 
be nW or sub-nW level to be sustainable for several months. In order to operate with the minimum 
level of energy and power, innovative low power design techniques have been developed (e.g., 
extensive standby power-oriented design, aggressive power duty cycling)  [16], [17]. 
The power cycle of a miniaturized IoT device has two operation modes: active and sleep 
mode operation. The active mode operation activates for a short period at W to sub-mW power 
level, being dominated by the operation of the processor, sensor interface, and data transmitter. 
Since cubic millimeter-scale IoT devices consume several orders of magnitude higher power 
during the active mode compared to the sleep mode, the energy dissipation during the active mode 
still dominates the total energy. Given the fixed amount of battery capacity, which is dictated by 
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the minimum required battery size, the energy efficiency should be improved to maximize the 
operation of active mode, facilitating data collecting/converting, digital signal processing, and data 
transmission. 
Reducing the power consumption in active mode operation is also imperative for the 
miniaturized IoT system. First, the internal resistance of a millimeter-scale battery increases 
rapidly as the battery size becomes smaller, affecting the functionality of the system and the overall 
energy efficiency. For instance, a sub-mm3 Li thin film battery typically has an internal resistance 
of 7 kΩ  [18], and this causes 700 mV battery voltage drop from the 4.2 V nominal output voltage 
with 100 μA load current. This voltage drop leads to operation failure of the system or worse 
performance. The internal resistance increases as the battery is recharged repeatedly, ultimately 
making the battery-based operation less sustainable. Furthermore, its high internal resistance 
causes the dissipation of energy from the battery. 
The miniaturized IoT system mostly operates in sleep mode. The sleep mode operation 
power is generally nW to sub-nW level and is determined by the leakage of the power-gated blocks, 
static data-retentive random-access memory, and the power consumption of the always-on blocks. 
Since a miniaturized IoT system adopts an aggressive duty-cycle operation, it is critical to reduce 
the static power consumption of the sleep mode operation to secure high energy efficiency of the 
system. A standby power-oriented design can significantly extend the lifetime of an intermittently 
activated sensor system. Furthermore, minimizing the leakage current contributes to reducing the 
amount of required harvesting power. If the power from the energy harvesting source is sufficient 
to run the ultra-low power always-on blocks, the operation of the system might continue 
permanently, and the size of the required harvesting source could be minimized. Therefore, an 
ultra-low power system is an essential component for battery-based miniaturized IoT devices. In 
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addition, novel ultra-low power circuit techniques should be developed to minimize the energy per 
operation and the power consumption of the miniaturized IoT device. 
1.2  Outline of the Dissertation 
The dissertation is composed of 6 chapters presenting an ultra-low power processor and a 
light-to-digital converter based on the novel logic family, optical wake-up receiver, and optical 
transmitter for implantable application. 
In chapter 2, a novel logic family for a sub-nW always on circuit is presented. A new logic 
implementation, referred to as dynamic leakage-suppression logic (DLSL) that consumes 10fW 
active power per gate, makes two orders of magnitude improvement over recently published work. 
Power is reduced through a super-cut-off feedback mechanism, and minimum power is achieved 
at 350-to-550mV supply voltage. This supply voltage range eliminates the need for ultra-low 
voltage operation, which increases robustness. It also allows the circuits to be directly connected 
to various harvesting sources without DC-DC conversion. DLSL is used to implement a Cortex 
M0+ processor that consumes 295pW, which is the lowest reported to date for a microcontroller. 
We show full functionality across –5 to 65°C and demonstrate autonomous operation when 
powered by a 0.09mm2 solar cell in room lighting (240lx).  
In chapter 3, always-on, ultra-low power light-to-digital converter is proposed. The 
proposed light-to-digital converter measures 1.9x wider light intensity range than previous design 
and 7,200X lower power consumption. The proposed LDC uses the unique property of dynamic 
leakage suppression logic ring oscillator (DLS RO), i.e., that its frequency exponentially decays 
with increasing supply voltage and its power is extremely low (10s of pW). By using two DLS 
ROs directly powered by the photodiode, the LDC generates 11-bit output code, which is linear 
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with light intensity in the log-log domain. The proposed circuit also accumulates the light energy 
in 32-bit code with 0.38% resolution error, consuming 550pW power by digital control block. 
In chapter 4, it presents a sub-nW standby power optical receiver with ambient light noise 
canceling. The proposed optical receiver uses dual-mode operation in order to achieve both ultra-
low standby power and energy-efficient fast data reception. At distance below 0.3m, the noise 
canceling circuit enables the receiver to operate with BER <10-4 over a wide range (3 orders of 
magnitude) of ambient light conditions. The best energy efficiency of the receiver, 112.25pJ/bit is 
achieved at the maximum bit rate of 250kps bit rate. 
In chapter 5, an implantable optical transmitter (TX) is presented to transfer data from low 
power minimally invasive implants. The proposed optical TX extracts the clock from an 850nm 
optical signal sent from the external reader, and it encodes data with pulse position modulation 
generating LED current with a switched capacitor-based current source and current multiplier. 
When paired with a photo-multiplier tube receiver, the TX consumes 0.89W at 65kbps 
(13.8pJ/bit).  
Finally in chapter 6, the summary of contributions and an on-going work is presented. 
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CHAPTER 2   
Battery-Less, sub-nW Cortex M0+ Processor with 
Dynamic Leakage-Suppression Logic 
2.1  Introduction 
Recent low-voltage design techniques have enabled dramatic improvements in 
miniaturization and lifetime of wireless sensor nodes [19]–[21]. These systems typically use a 
secondary battery to provide energy when the sensor is awake and operating; the battery is then 
recharged from a harvesting source when the sensor is asleep. In these systems, the key 
requirement is to minimize energy per operation of the sensor. This extends the number of 
operations on one battery charge and/or reduces the time to recharge the battery between awake 
cycles. This requirement has driven significant advances in energy efficiency [19], [20] and 
standby power consumption [21]. 
Figure 2.1 shows the issues related with the battery as the size shrinks to sub-mm3. The 
capacity per volume of the battery decreases super-linearly as the size becomes smaller, 
necessitating frequent recharging from a harvesting source of the wireless sensor node system. The 
internal resistance of battery increases over 1kΩ when the battery decreases in size below 1mm3. 
Batteries also suffer from limited endurance (e.g., 2.5k discharge cycles limiting lifetime to 1.5 
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 months with a 30 min wakeup period) as shown in Figure 2.2. In addition, the scalability 
challenges in the sub-5 mm range due to sealing requirements of the battery [22]. 
This work therefore focuses on a battery-less sensor system that operates directly from the 
energy harvesting source. In these systems, power is consumed as it is obtained, and hence the key 
requirement is to limit the maximum power draw, thereby reducing the size of the required 
harvesting source. While significant advances have been made in low power systems [23], the 
minimum power draw per logic gate remains in the 1 - 30pW range, resulting in 10s of nW 
0
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 Figure 2.1. Issues with Battery-based WSN:  
(a) Capacity per volume (b) internal resistance of different size batteries. 
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consumed by a microcontroller. This in turn requires a relatively large harvesting source, limiting 
the ability to scale a sensor system to true miniature sizes (e.g., an 4mm2 solar cell @240 lux is 
needed to produce 30nW [24]). Note that reducing supply voltage further in these systems is 
ineffective since they become leakage power dominated. Robustness concerns also often limit 
voltage scalability. 
2.2  Dynamic Leakage-suppression Logic 
This work proposes a new logic implementation, referred to as dynamic leakage-
suppression logic (DLSL) that consumes 10fW active power per gate, marking two orders of 
magnitude improvement over recently published work. Power is reduced through a super-cut-off 
feedback mechanism, and minimum power is achieved at 350 – 550mV supply voltage. This 
supply voltage range eliminates the need for ultra-low voltage operation, which increases 
robustness. It also allows the circuits to be directly connected to various harvesting sources without 
DC-DC conversion. DLS logic is used to implement a Cortex M0+ processor that consumes 
295pW, which is the lowest reported to date for a microcontroller. We show full functionality 
20 40 60 80 100
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5000
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Depth-of-Discharge (%)
Expected Lifespan : 1.5 months
@30 min. wake up cycle
 
 Figure 2.2. Limited life time of the battery by the number of charge cycle. 
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across –5 to 65°C and demonstrate autonomous operation when powered by a 0.09mm2 solar cell 
in room lighting (240lux). While the operating speed is low (~ 15Hz), the processor never needs 
to sleep and computational performance is sufficient for control operation and continuous 
compression of data from an 8-bit sensors at 11 samples/minute, employing a 10 instructions/bit 
compression algorithm. 
Previously various circuit techniques have been existed to lower the power consumption 
by reducing the leakage. Figure 2.3 shows three circuit techniques to reduce the leakage.  Figure 
2.3 (a) shows transistor stacking technique, which needs more transistors and special sizing low 
VDD operation. Figure 2.3 (b) shows negative body biasing, which needs bias generation circuit 
for each bias and triple well for PMOS biasing. Figure 2.3 (c) shows the technique recently 
developed by [23], which enables very low supply voltage (62mV) operation. However, the power 
of this logic gate is mostly consumed by leakage quenching path shown as the two red dashed lines. 
A Z
(a)
A Z
VPB = 1.5×VDD
VNB = -0.5×VDD
(b)
ZA
(c)
 
 
Figure 2.3. Low leakage circuit techniques. 
(a) Transistor stacking (b) negative body-biasing (c) Schmitt trigger logic 
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Figure 2.4 shows the power consumed by the chain of inverters implemented with the techniques 
described in Figure 2.3, while operating at 1-kHz frequency. As shown in Figure 2.4, the power 
consumption of the chain of stacked inverters is 3× lower than the normal inverter chain at 0.25V 
supply voltage. The power consumed by the chain of inverters with negative body-biasing is 4× 
lower than the normal inverter chain at 0.25V VDD, while the chain of Schmitt trigger based 
inverter shows same power consumption as the normal inverter. At 65mV supply voltage, inverter 
chain implemented with the Schmitt trigger-based logic can operate and consumes less amount of 
power of the inverter chain designed by other two techniques at 0.25V VDD. Therefore, in order to 
develop the system operating at lowest power, new logic gates should have lowest leakage as well 
as the signal integrity at low operating voltage. 
Figure 2.5 (a) shows a basic structure of DLS logic. Figure 2.5 (b) shows the DLS inverter 
schematic. The output voltage of the gate is fed back to the bottom PMOS and top NMOS, placing 
all leaking transistors in a super-cutoff state. In Figure 2.6, the steady state of DLS inverter of IN 
VDD (V)
Power consumption of chain of inverters (W)
0.1 0.2 0.3 0.4 0.5 0.6
10p
100p
1n
10n Normal
2-stacked
Negative Biasing
Schmitt Trigger Gates
 
 
 
Figure 2.4. Power consumption of chain of inverters implemented with different style logics. 
(a)
VDD
A Z
PULL-UP 
LOGIC
PULL-DOWN 
LOGIC
VDD
A Z
(b)  
 
Figure 2.5. Dynamic leakage-suppression (DLS) logic schematic 
(a) Feedback stru ture t  reduce leakage (b) DLS inverter 
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= 0 or IN = VDD case when VDD = 400mV. When IN = 0, the leakage current is contributed by the 
pull-down logic MNB and MPB. Since the gate of MPB is connected to a high OUT voltage, node n2 
settles to roughly VDD/2, placing both MNB and MPB into super-cutoff. The same dual super-cutoff 
effect occurs with MNT and MPT when IN = VDD. 
During dynamic operation of DLS logic, the output node transitions using the leakage 
currents of the top and bottom transistors, which are in initially in super-cutoff (MNT for rising and 
MPB for falling output transitions). In Figure 2.7, the simulated timing waveform of DLS inverter 
when input IN changes from 0 to VDD. As IN transitions from 0V to VDD, MNB switches from 
super-cutoff to weak-inversion and starts to equalize the voltage of n2 and OUT. This has two 
effects: 1) MPB switches from super-cutoff to a traditional cutoff bias point. 2) As MNB pulls n2 
up, OUT is also being discharged, as is n1 to some degree.  This causes MNT and MPT to become 
super-cutoff, sharply reducing the leakage from VDD to OUT. At the same time, the leakage 
through MPB, which is no longer super-cutoff, continues to pull OUT low, further suppressing the 
leakage of  MNT and MPT and accelerating the overall discharge of OUT.  
Steady State when IN = 0V @VDD = 400mV 
Pull-down logic is leaking  
VDD = 400mV
IN = 0V
MNT
MPB
MPT
MNB
n1 = 400mV
n2 = 180mV
OUT = 400mV
VGS = -180mV VSG = -220mV
Steady State when IN = 400mV @VDD = 400mV
Pull-up logic is leaking  
VDD = 400mV
OUT = 0V
MNT
n1 = 220mV
MPT
MNB
MPB
IN = 400mV
n2 = 0V
VGS = -220mVVSG = -180mV
 
 Figure 2.6. DLS Inverter Steady State. 
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Due to this super-cutoff feedback effect, DLS logic naturally has different rising and falling 
switch points, resulting in hysteresis and a 1.45× increase in static noise margin over a standard 
CMOS inverter as shown in Figure 2.8. 
At VDD=0.4V, DLS logic obtains 320× lower leakage than a standard low-leakage inverter 
with 2-stacked transistors as shown in Figure 2.9. There are two key reasons for this improvement: 
1) In DLS logic, two series-connected devices are in super-cutoff whereas in the 2-stacked 
topology there is only one. 2) In DLS logic, the complementary nature of the PMOS and NMOS 
super-cutoff transistors causes the intermediate node (n1 or n2) to settle to VDD/2, providing a very 
0.0
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MPT_VSG
MNT_VGS
Voltage(V)
Time  
 Figure 2.7. Dynamic operation of DLS inverter when IN 0  VDD. 
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strong super-cutoff effect that increases with higher VDD. In comparison, in stacks of two NMOS 
or PMOS transistors the intermediate node settles to ~20mV at VDD =0.4V, resulting in a much 
weaker super-cutoff effect that is independent of VDD to first order.  The strong super-cut-off effect 
0.0 0.1 0.2 0.3 0.4
0.0
0.1
0.2
0.3
0.4
VOUT(V)
VIN(V)
1.45X larger SNM 
than standard inverter
DLS Inverter (measured)
Standard Inverter
SNM = 0.23V
SNM = 0.16V
IN: VDD  0 IN: 0  VDD
 
 Figure 2.8. Static noise margin of DLS inverter and standard inverter. 
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 Figure 2.9. Leakage current comparison across VDD. 
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also increases the ION/IOFF ratio compared to a stacked topology, improving static robustness as 
shown in Figure 2.10. In Figure 2.11, leakage current ratio (simulated) of standard two-stacked 
0.1 0.2 0.3 0.4 0.5 0.6
1
10
100
1k
10k
VDD(V)
ION/IOFF ratio
DLS Inverter
No-stack 
Inverter
2-stacked 
inverter
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2-stacked inverter
 
 
Figure 2.10. ION/IOFF ratio of DLS inverter compared to stacked and standard topology. 
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Figure 2.11. Leakage current ratio of standard two-stacked inverter to DLS inverter. 
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inverter to DLS inverter at different corner across temperature is shown. The improvement ranges 
from 125× at SS to 425× at FS corner. 
Since DLS logic operates using leakage currents, it is sensitive to threshold voltage shifts 
due to process variations. Figure 2.12 shows the worst threshold skewed condition of DLS NAND2 
gate for each transistor, while transition of the output node OUT from 0 to VDD. In simulation, the 
transistor threshold voltages are skewed by an increasing value  until the gate fails to transition. 
As all the threshold voltages of transistors in DLS NAND2 are skewed in worst manner and the 
amount of skew increases from 2VTH to 5VTH (VTH is the standard deviation of threshold voltage 
for the target CMOS process), OUT and n1 nodes are failed to transition to supply voltage as 
expected. 
Figure 2.13 shows how transistor sizing for optimal robustness is performed for a DLS 2-
input NAND gate. Figure 2.13 shows the value of  (normalized to VTH for the target CMOS 
process) found for different sizing combinations of MNT and MPB. As mentioned, the critical point 
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Figure 2.12. Worst threshold skewed condition for DLS NAND2. 
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in the transition occurs when transistors MNT and MPB  flip between cutoff and super-cutoff, while 
the internal transistors controlled by A and B are in weak-inversion.  Hence, the robustness of the 
gate principally depends on the sizing of MNT and MPB and all internal transistors can be set to 
minimum size to reduce input loading. Increasing WPB and decreasing WNT improves the OUT 
falling transition while degrading its rising transition (top contour plots in Fig 3).  Since the actual 
WNT and WPB design space is limited by standard cell pitch, MNT is laid out in a multi-finger 
configuration. The (HL × LH)0.5 plot seeks to co-optimize robustness in both transitions and the 
selected design point exceeds  = 4 VTH to ensure robust switching as shown in Figure 2.14. 
2.3  Battery-Less, sub-nW Cortex M0+ Processor 
The Cortex M0+ processor is synthesized with a DLS standard-cell library containing an 
inverter, 2-input NAND and NOR, and a D flip-flop with asynchronous reset. The standard cells 
are verified with 500k Monte-Carlo simulation and Figure 2.15 presents the key timing, leakage, 
and robustness results. 
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 Figure 2.13. Transistor sizing methodology based on worst case VTH skew for DLS NAND2. 
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A 32-bit RISC ARM Cortex M0+ processor is implemented using the DLS library, 
including an on-chip clock generator, address decoder and 128B latch-based (for low VDD 
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Figure 2.14. (HL × LH)0.5 plot seeking to co-optimize robustness in both transitions. 
Figure 2.15. Timing, leakage, and robustness results of DLS gates. 
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robustness) instruction and data memories [25]. All logic is implemented using a standard-cell 
approach with fully automatic place & route. The latch-based memory has DLS logic-based read-
in/out path and a negative-edge write scheme to ensure timing violation-free write operation. In 
Figure 2.16, the system block diagram is shown. The measured waveforms in Figure 2.17 show 
the execution of program on the M0+ processor. 
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Figure 2.16. System block diagram with ARM® Cortex® M0+ implanted with DLS logic. 
Figure 2.17. Measured waveforms of the system running at 5Hz, powered by 0.09mm2 solar cell. 
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2.4  Measurement Result 
As expected, leakage power is dominant at the operating frequency (~15Hz) of this system 
as shown in Figure 2.18. The lowest functional operating voltage is 0.16V. As the supply voltage 
increases from 0.16V (with a fixed frequency), the power consumption decreases exponentially 
due to the stronger super-cutoff effect. The minimum power consumption is 295pW, occurring at 
0.55V. At higher VDD, DIBL effects and p-n junction diode leakage cancel out the increased super-
cutoff effect. Dynamic power increases quadratically with VDD as expected, reaching 13.5% 
percent of the total power at VDD = 1.15V. 
The system is fully functional across −5 to 65°C as shown in Figure 2.19. Due to the high 
temperature sensitivity of subthreshold current, total power increases exponentially from 50pW at 
−5°C to 4.4nW at 65°C. Due to the relatively constant operating frequency, energy per operation 
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 Figure 2.18. Measured power consumption of the system across supply voltage. 
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follows the power consumption curve with a minimum of 44.7pJ/instruction at the minimum 
power point, VDD = 0.55V as shown in Figure 2.20. Figure 2.21  gives the power distribution across 
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Figure 2.19. Measured power consumption across temperature at VDD = 0.55V 
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Figure 2.20. Measured energy per operation and maximum operating frequency of processor. 
21 
 
28 different dies, with sigma/mean of 6.35%. 
To highlight its extremely low power consumption, the core was operated when powered 
directly by a 0.09mm2 bulk Silicon solar cell. Powered only by this solar cell, the processor 
operates at 12Hz at 0.32V, consuming 970pW during program execution. The minimum light 
intensity required for the solar cell to successfully power the processor is 240 lux, which is 
equivalent to dim indoor light. Table 2.1 compares the proposed low power processor to prior work 
in ultra-low power digital systems, showing an 80× improvement in active power per gate. Figure 
2.22 includes the test chip die photo. M0+ processor size is 1.19mm2 (0.96mm×1.24mm) and latch-
based memory is 0.39mm2 (0.54mm×0.72mm). The 0.09mm2 (0.3mm×0.3mm) solar cell is also 
fabricated in the same process. 
2.5  Conclusion 
Dynamic leakage-suppression logic is presented to enable ultra-low power battery-less 
operation of wireless sensing systems. A 32-bit Cortex M0+ processor and 256B memory are 
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Figure 2.21. Power consumption variation across 28 different chips. 
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implemented using this logic family and consume 295pW at 0.55V. The processor operates from 
a 0.09mm2 bulk silicon solar cell under 240 lux, similar to indoor light conditions. 
  
 
Operating frequency at minimum reported power of the system.
  Gate Count is obtained by dividing total number of transistors by 4 for CMOS and 6 for DSL, based on the 
number of transistors of 2-input NAND gate. 
[18]
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Table 2.1. Comparison with previous works in low power digital circuits. 
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Figure 2.22. Die photo of battery-less Cortex M0+ processor fabricated in 180nm CMOS. 
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CHAPTER 3   
A Sub-nW 80mlx-to-1.26Mlx Self-Referencing Light-
to-Digital Converter with AlGaAs Photodiode 
 
3.1  Introduction 
Wearable sensors are increasingly common and continue to grow more diverse in their 
sensing modalities, ranging from glucose to heart rate monitoring as shown in Figure 3.1. One 
compelling sensing modality for wearable sensors is cumulative light exposure. For instance, 
 
 
Figure 3.1. Sensing modalities of wearable sensors. 
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reduced light exposure exacerbates depression, while high levels of sunlight exposure are well 
known as the primary cause of skin cancer [26]–[30]. Several investigations have shown that 
exposure to light of specific wavelengths or intensity may induce severe damage to the retina [31]–
[33]. In order for wearable sensors to determine how much light radiation the skin or retina is 
receiving, a light-to-digital converter (LDC) is needed to both measure instantaneous light 
intensity and record the total accumulated light energy. 
LDCs targeting wearable devices will have tight constraints on area (cost) and power. At 
the same time, the wide dynamic range of light (~106) from 0.1lx to 100klx places difficult 
performance requirements on the LDC. Previous LDCs integrate photodiode current and use a 
trans-impedance amplifier followed by ADC conversion [34], [35], resulting in continuous power 
consumption up to 100s of μW, which is not sustainable for wearable devices with small batteries. 
Recently, a low-power LDC based on logarithmic digital-to-resistance conversion was proposed 
for heart rate monitoring [36], but its input dynamic range is too small for light energy monitoring. 
An alternate approach converts light intensity to frequency [37]–[41], which is then measured with 
a frequency-to-digital converter. However, this approach consumes significant power at strong 
light levels as oscillation frequency increases linearly with light intensity. Also, this approach 
requires an accurate reference timer circuit that may not be available during sleep/standby modes 
common in wearable devices. 
3.2  Temperature-compensated and self-referencing LDC 
This work presents a LDC based on the unique property of a dynamic leakage suppression 
inverter (DLS) [42], i.e., that its frequency exponentially decays with increasing supply voltage. 
In addition, since DLS ring oscillator (RO) power is extremely low (10s of pW), the oscillator can 
be directly powered by the photodiode without significantly impacting the photodiode open-circuit 
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voltage, making the oscillator insensitive to system supply voltage. Photodiode open circuit 
voltage (VOC) is a log function of light intensity while DLS RO frequency is an exponential 
function of supply voltage. Hence, the resulting frequency is linear with light intensity in the log-
log domain. By combining two of these oscillators, we present a temperature-compensated and 
self-referencing LDC covering a very wide light intensity range (80mlx to 1.26Mlx) with < 0.069% 
linearity error and < 1.52% deviation error due to temperature variation (−20 to 80°C). The LDC 
has 0.95s conversion time and consumes 550pW when measuring typical sunlight intensity 
(100klx).  
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Figure 3.2 explains the conversion method, which relies on the following observations: (1) 
VOC of the photodiode logarithmically increases with incident power; (2) DLS RO frequency is an 
exponentially decaying function of supply voltage; and (3) RO current is small enough that the 
loaded photodiode voltage (VPV) can be approximated as VOC. In a DLS RO, the current switching 
the output is subthreshold leakage from the super-cutoff header or footer. As oscillator supply 
voltage rises, the header/footer gate-source voltages become more negative, enhancing the super-
cutoff effect and exponentially increasing inverter delay. Further, the super cut-off operation 
results in a total current draw from the 7-stage DLS RO of < 50pA at 25°C across the 0.3-to-0.45V 
VPV IOSC 
Photodiode
log(lx)
VOC
VDD
FREQ log(FREQ)
1m 10m100m 1 10 100 1k 10k 100k 1M
VOC = VT×log(Ix)
log(lx)
 βVT
IPV   ISC  light intensity(lx)
(IPV >> IOSC)
VDD    VGS  
DLS RO
FREQ = ×e
 β×VDD
VGS < 0
VDD
A Z
NMOS Header
PMOS Footer
IPV
ISC
 
 
 
 
Figure 3.2. Basic operation principle of the proposed LDC. 
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supply voltage range. Figure 3.3 shows the current draw from the 7-stage DLS RO across possible 
supply voltage range at different temperatures. And Figure 3.3 (b) shows the VPV drops from VOC 
by the load current given at different temperatures. Figure 3.3 (b) clearly shows that the loaded 
VPV can be approximated as VOC if we guarantee the size of photodiode is large enough to neglect 
the current draw from DLS RO. Therefore, VPV closely approximates VOC and by connecting VPV 
directly to the DLS RO supply voltage, the log of its frequency takes on a linear relationship with 
the log of light intensity, which allows measurement of light intensity over a very wide dynamic 
range of light. 
The LDC uses a two-oscillator strategy in which one oscillator (DLS ROREF) serves as a 
reference and determines when the other oscillator (DLS ROMEAS) is sampled, producing output 
code CMEAS. Both DLS ROs are connected to VPV and therefore require different supply voltage 
to frequency characteristics. This is achieved by using different body bias connections for the two 
ROs. In Figure 3.4, basic structure of the proposed LDC is shown. By connecting the body of the 
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Figure 3.3. Simulated results of DLS RO. 
(a) Current draw from the 7-stage DLS RO (b) VPV drops from VOC by the load current 
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PMOS footer to VPV in ROREF and to ground in ROMEAS as shown in Figure 3.4, the two ROs have 
different decay constants, βREF and βMEAS (βREF > βMEAS) and the final measured code is an 
exponential function of VPV (equation shown in Figure 3.4). In Figure 3.5, measured frequencies 
of two ROs are shown across operating supply voltage. Since the ROs operate directly from VPV 
and have no connection to the system supply voltage, line sensitivity is negligible. 
However, the temperature sensitivity of the two ROs needs to match to achieve a 
temperature-compensated CMEAS. Three factors impact the temperature sensitivity of CMEAS: (1) 
the ratio of αMEAS to αREF over temperature, (2) the dependence of Δβ = βREF/βMEAS on temperature, 
and (3) VPV dependence on temperature. These dependencies are simulated and plotted in Figure 
3.6 and show both PTAT and CTAT behavior. Hence, sizing is used to cancel these opposite effects, 
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 Figure 3.4. Basic structure of the proposed LDC. 
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resulting in a CMEAS error within 1.3% across −20 to 80°C (simulated) as shown in Figure 3.6. In 
addition, sizing is also used to maximize Δβ in order to minimize resolution error. 
This work uses an AlGaAs photodiode, which offers higher power conversion efficiency 
(21%) than Si or GaAs photodiodes along with a VOC of > 0.65V at lowlight (10lx) conditions. 
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Figure 3.5. Measured frequencies of two ROs. 
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 Figure 3.6. Different temperature dependencies of coefficients  and . 
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These characteristics allow for high dynamic range in measurement, including extremely low (sub-
lx) light levels. Figure 3.7 shows that the innate PV cell shunt resistance and loading from the DLS 
oscillators only result in deviation from the ideal log dependence of VPV on light intensity at sub-
100mlx levels. 
Figure 3.8 shows the overall LDC implementation, which includes a PMOS diode-
connected divider circuit to shift VPV into the desired DLS RO operating voltage range for high 
light levels. A FSM changes the divider state (3/7 or 2/7) when output code under/overflow is 
detected. Overlapping light ranges of 80mlx to 800lx (3/7 ratio) and 5lx to 1.26Mlx (2/7 ratio) 
provide hysteresis and avoids frequent state toggling. Level converters are used to convert from 
the low voltage swing of oscillators to the full voltage counters. Every measurement period, the 
11b CMEAS and ROMEAS phase information bits are converted to CLE, which is light energy (lx*s, 
linear scale) using a 23b unsigned fixed-point (Q11.12) log function and a 25b unsigned fixed-
point (Q19.6) exponential function, guaranteeing 1lx precision. Constants A and B are found after 
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 Figure 3.7. The effect of PV cell shunt resistance and loading from the DLS RO to VPV drop. 
31 
 
obtaining the α-ratio and Δβ from simple DLS ROs measurements. The measured light energy can 
be directly read out or accumulated over longer periods of time using a 32b output register 
(CLE_CUM). All digital blocks operate at DVDD = 0.7V and are clocked from a separate 70Hz 
DLS RO clock source. To reduce leakage power, all logic is synthesized with 3V I/O high-VTH 
cells. 
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Figure 3.8. Overall block diagram of the proposed LDC implementation. 
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3.3  Measurement Results 
The LDC is fabricated in 180nm CMOS and Figure 3.9 shows the LDC can measure across 
a very wide light intensity range from 80mlx to 1.26Mlx. Figure 3.11 shows a small linearity error 
of < 0.069% of two modes. Quantization error of CLE_CUM is a function of logging time where the 
error drops below 1% for accumulated light energy measurements over a few seconds, which is 
acceptable for wearable applications. Under low light conditions (3/7 division mode) the 
quantization error is slightly smaller due to the higher dividing ratio, covering a narrower light 
intensity range than the 2/7 mode as shown in Figure 3.10. 
Accuracy (RMS noise) is below 3 codes as shown in Figure 3.9. The LDC has 0.95s 
conversion time and consumes 550pW when measuring 100klx light intensity as shown in Figure 
3.12. In Figure 3.13, output code stability is shown and it is <1.52% across temperature at 50klx. 
Figure 3.14 also shows the result of a 24-hr CLE_CUM measurement with a sensor attached to a 
window. Table 3.1 summarizes LDC performance and compares with prior work, showing a >103 
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Figure 3.9. Measured log of CMEAS and RMS noise in code. 
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reduction in power consumption and lowest conversion energy with high dynamic range and 
resolution. 
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Figure 3.11. Linearity error of LDC in two different modes. 
Figure 3.10. Quantization error of CLE_CUM across the logging time. 
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Figure 3.12. Light-to-digital conversion time and power consumption of LDC. 
Figure 3.13. CMEAS error across temperature at 50klx light intensity. 
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 Figure 3.14. Measured result of a 24-hr CLE_CUM with a sensor attached to a window. 
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3. Minimum measurable input light intensity (0.5nW/cm
2
) with 550Hz/W/cm
2
 sensitivity, 
estimated from the assumption that the luminous efficacy for 850nm LED source is 30lm/W.
4. 32-bit CLE_CUM (cumulative light energy) resolution error for 7.5 second logging time at 100klx 
light intensity.
 
Table 3.1. Summary of LDC performance and compares with prior work. 
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3.4  Conclusion 
The proposed light-to-digital converter measures 1.9x wider light intensity range than 
previous design and 7,200X lower power consumption. The proposed LDC uses the unique 
property of dynamic leakage suppression logic ring oscillator (DLS RO), i.e., that its frequency 
exponentially decays with increasing supply voltage and its power is extremely low (10s of pW). 
By using two DLS ROs directly powered by the photodiode, the LDC generates 11-bit output code, 
which is linear with light intensity in the log-log domain. The proposed circuit also accumulates 
the light energy in 32-bit code with 0.38% resolution error, consuming 550pW power by digital 
control block.
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CHAPTER 4   
A 380pW Dual Mode Optical Wake-up Receiver with 
Ambient Noise Cancellation 
 
4.1  Introduction 
As the size of the sensor node becomes smaller, it is hard to connect to a sensor node by 
wire after being deployed to communicate with the sensor nodes. Therefore, one of the key 
components in a wireless sensor node is a wake-up receiver. The main function of the wake-up 
receiver is the initial programming after sensor node assembly, rescue of the sensor node by re-
programming and resynchronizing timers for timing sensitive node-to-node RF communication. 
And it can also be used to restart a sensor node from a power shutdown due to poor harvesting 
conditions or when the CPU requires a hard reset. An always-on wake-up receiver enables near-
zero standby power and asynchronous wake-up triggered by external interrupt signals. An always-
on wake-up receiver has a clear advantage over a timer-based duty-cycling scheme where long 
latency for synchronization is inevitable. 
Wake-up receivers for wireless sensor nodes have a number of unique requirements. Since 
the wakeup receiver is the lifeline to the sensor node, it should remain on at all times. Hence, 
minimizing standby power of the wake-up receiver is critical. Also for applications that require 
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very small size, such as implantable sensors, the wake-up receiver should have scalability to very 
small size. Finally, reasonable data rate is required to shorten the programming time. 
RF-based approaches have been widely adopted [43]–[47] to realize ultra-low power (ULP) 
wake-up receivers because these approaches have high throughput. But the RF frequency oscillator 
and/or RF amplifier limit their energy efficiency to several nJ/bit with relatively high standby 
power consumption typically on the order of 10s of W. Also, the antenna size is difficult to scale 
to sub mm2 size. 
Recently, an ultrasound solution was proposed [48], but it also exhibits high standby power 
compared to the nW power budgets in small sensor nodes. This approach also requires a 
piezoelectric transducer to be bonded to the CMOS die, complicating system integration. 
The optical wake-up receivers were recently proposed [49] that use free-space, line-of-
sight optical communication. They can scale to very small size and have ultra-low, sub-nW power 
consumption. Also, they can be applied to implantable sensor system using a near-infrared 
photodiode. However, its low data rate of ~100 bps was limited by the use of bandwidth-inefficient 
pulse-width modulation. Furthermore, it does not address the need of optical wake-up receivers to 
compensate for highly variable ambient lighting conditions, which can vary from 100s of lux to 
100klux (three orders of magnitude). 
4.2   Wake-up Receiver Operation Including Noise Cancellation 
 This work presents an ULP wireless optical receiver that enables sub-nW asynchronous 
node wake-up, high data rate data communication, and ambient background light tracking. The 
receiver consumes 380pW in always-on wake-up (i.e., standby) mode and 28.1W in fast RX 
mode at 80kbps maximum data rate. In order to achieve both ultra-low standby power and high 
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data rates, the proposed receiver employs dual mode operation: 1) Voltage mode for passcode 
verification: the photodiode voltage is used as the input signal and is directly sensed by a clocked 
comparator and digital demodulation logic to avoid power hungry analog components. This 
voltage mode is used for wake-up passcode verification with ultra-low power consumption at low 
bit-rate. The purpose of the passcode verification is to prevent the system from waking up by false 
trigger due to the noise. 2) Current mode for fast RX: the diode current is used as the input signal 
and is sensed by a trans-impedance amplifier to achieve a high bit rate at higher power 
consumption. This current mode for fast RX is activated only after successful passcode verification. 
Passcode verification (i.e., always-on voltage mode) operates at 5bps maximum bit rate for 
a 3.2 second long verification process with a 16-bit passcode consuming 80pJ per bit. The fast RX 
current mode exhibits 250kbps maximum bit rate at 112.25pJ/bit energy consumption; this mode 
enables fast node programming and data communication. Both passcode verification mode and 
fast RX mode support a flexible data rate that is dynamically tracked by the clock recovery 
algorithm employed in the proposed receiver. 
A visible light optical receiver is known to be vulnerable to in-band noise from various 
ambient light sources such as sunlight, incandescent, and fluorescent lighting, resulting in inferior 
bit rate and sensitivity. Addressing this critical challenge, this work proposes noise canceling 
circuity in both the digital voltage based passcode verification mode and the current based analog 
fast RX mode, improving bit rate and input sensitivity while enabling operation across 0.3 – 
100klux background light conditions. 
Figure 4.1 shows a target application scenario of the proposed ULP optical receiver. Using 
the photodiode as a signal receptor, we can wake-up, (re-)program, and re-synchronize the timer 
with other wireless sensor nodes with LED transmitter attached at the ceiling or smartphone. We 
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use the parasitic photodiode as a signal receptor, providing much smaller size compared to a typical 
inductor/antenna for RF receivers. This enables miniaturization of the entire optical receiver 
system to the millimeter scale. The reacting spectrum of the photodiode includes visible light. 
Therefore, it enables use of ubiquitously available LED lights (e.g., ceiling lights and smartphone 
flash) to wake-up, communicate, and (re-)program the wireless sensor node with minimal 
investment in infrastructure. 
Figure 4.2 shows the system architecture. The ULP wireless optical receiver consists of two parts: 
analog front-end (AFE) and digital back-End (DBE). The main comparator (MAIN_COMP) in 
AFE and related circuits are power-gated (turned-off) when not in use. DBE is always powered-
on; it runs off BASE_CLK by default, and DBE transitions its mode to use MAIN_CLK when 
needed. Right after power-on-reset is released, the optical receiver goes into voltage mode, where 
(LED Transmitter)
Non-directed line-of-sight
Batch programming
Wake-up &
 re-programming
Wireless Sensor Nodes
Directed line-of-sight
Batch programming
Re-synchronizing 
Timer
Synchrnoized Nodes
 
 
Figure 4.1. Target application scenario of the proposed ULP optical receiver. 
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AFE only enables base comparator (BASE_COMP) and base clock (BASE_CLK), and DBE is 
clocked by BASE_CLK. Using BASE_CLK, the proposed optical receiver constantly samples 
incoming light signal. Once the optical receiver detects the passcode while in the voltage mode, it 
transitions to fast RX current mode, where AFE enables MAIN_COMP and MAIN_CLK, and 
DBE is clocked by MAIN_CLK. Since MAIN_CLK has a much faster frequency, so the receiver 
throughput becomes significantly enhanced. Once it becomes fast RX current mode, user has to 
send the passcode again, and then send actual data bits (i.e., header, address, data, etc). 
The proposed ULP wireless optical receiver oversamples the incoming light signals. Hence, 
the incoming light pattern frequency must be much slower than BASE_CLK (when in always-on 
voltage mode) or MAIN_CLK (when in fast RX current mode). 
4.3  Analog Front End (AFE) Implementation 
The passcode verification (i.e., wake-up) process consists of detecting a predefined 
preamble sequence (i.e. passcode) and matching the on-off keying (OOK) Manchester coded 
signal to the expected 16-bit passcode. The fast RX current mode block is power-gated until a 
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Figure 4.2. The system architecture of the ULP wireless optical receiver. 
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valid passcode is successfully verified by the always-on passcode verification circuits. Upon 
verification, control signals disconnect the diode from the passcode verification block and turn on 
the fast RX current mode block to activate high data rate communication. The fast RX mode 
extracts both the clock and data from the Manchester coded input signal. Since the clock is 
embedded in the input signal itself, the clock frequency of the signal source does not have to be 
strictly synchronized with the ULP receiver local clock and can operate from 0.85 to 80kbps. 
In always-on voltage mode, the input optical signal is detected by comparing the diode 
voltage to a reference voltage (VREF) as shown in Figure 4.3. To adapt to different ambient light 
levels and avoid saturation of the diode voltage, the diode is loaded with a tunable unary-coded 
resistor bank that consists of 36 off-state medium VT (MVT) transistors with geometric growth as 
+
-
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VPV
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Photodiode model  
 
W0 W1 W35
SEL[35:0]
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Figure 4.3. Always-on voltage mode operation of AFE. 
Figure 4.4. Tunable unary-coded resistor bank. 
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shown in Figure 4.5 This guarantees a monotonic increase of the resistor value with the selection 
code (SEL) while covering a background light level equivalent to 1nA to 375nA short circuit 
current of the photodiode (equivalent to a range of 250lux to 93klux for a 0.1mm2 n+/pw/nw 
parasitic diode in 180nm CMOS). The use of off-transistors for diode loading was previously 
shown to provide steep light/voltage response [49], thereby improving sensitivity. In Figure 4.5, 
the light intensity threshold change in lx across the selection codes (SEL) of the tunable resistor 
bank (simulated). And the steepness of light/voltage response of the proposed circuit across the 
light intensity (simulated) is also provided in Figure 4.5. 
The detailed block diagram of the always-on voltage mode is shown in Figure 4.6. The 
diode voltage is compared to the reference voltage using two comparators, one for ambient light 
tracking and one for pass-code detection. The clocked comparators are designed with 3V I/O 
transistors using a PMOS input pair suitable for input voltage levels < 500mV. The voltage 
reference circuit uses two zero-VT NMOS transistor in series with a SVT always-on-state PMOS 
[50]. The 50Hz clock is generated using an always-on leakage-based differential thyristor 
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Figure 4.5. Light threshold and open circuit voltage of PV cell across SEL bit. 
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oscillator [51] with 50pW power consumption.  Ambient light tracking and pass-code verification 
operate in parallel. The ambient light tracking logic searches for the SEL code that has a 50% 
probability of DOUT_AMB = 1 as shown in Figure 4.6 and biases the diode output voltage exactly at 
VREF. Since the underlying modulation is OOK, the light threshold for data detection must reside 
above the ambient light level. Hence, after the ambient light tracker has tested the light level and 
updated the SEL code, the code is increased by a fixed value (2 in our implementation) for 
subsequent data signal detection. It reverts back to the original code before the next ambient light 
tracking adjustment. The ambient light condition is assumed to be slowly varying, allowing the 
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Figure 4.6. The detailed block diagram of the always-on voltage mode. 
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ambient comparator to be clocked every 256 cycles (CLK_AMB) as shown in Figure 4.7. Since 
the ambient comparator and data comparator operate with different SEL settings for the resistor 
bank, they cannot fire at the same time. Hence, Figure 4.7 shows how the ambient comparison is 
interspersed between data comparisons (data comparator fires on falling edge of CLK and ambient 
comparator fires on falling edge of CLK_AMB, which corresponds to the rising edge of CLK). 
This allows the resistor bank to be reused for both comparators (avoiding mismatch issues if two 
banks are used) while maintaining constant data sampling rate, which is critical for clock/data 
recovery. Passcode verification is activated only after detecting three consecutive falling edges 
followed by a ‘101’ sequence, which trains the internal clock recovery. After successfully 
verifying the next 16-bit passcode, three signals (power_gate_off, oscillator_on, and digital_reset 
1 2 255 0
CLK
CLK_AMB
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DOUT
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Update
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Time
CLK_2X
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Figure 4.7. The timing diagram of two comparators of the always-on voltage mode. 
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as shown in Figure 4.6) are enabled sequentially with sufficient delay to power up and properly 
initialize the fast RX mode logic. 
The proposed receiver is robust against process variation because the CLK frequency does 
not have to be accurate as long as it provides sufficient oversampling (e.g., 8×) with respect to the 
passcode data rate. All passcode verification block logic uses 3V I/O transistors to achieve ultra-
low leakage and standby power. 
In Figure 4.8, the concept of the current mode operation is described. Instead of using 
photodiode voltage as the signal to be decoded, the current mode uses the photodiode current which 
is proportional to the light signal intensity by adding trans-impedance amplifier to the photodiode. 
This configuration can achieve a much higher data rate since the photodiode voltage is held 
constant which eliminate the impact of the intrinsic capacitance. The analog front-end circuitry of 
the fast RX current mode block employs a trans-impedance amplifier (TIA) with a DC noise 
canceling feedback circuit that amplifies the current signal and converts it to rail-to-rail voltage. 
In Figure 4.8 shows the block diagram of the fast RX current mode. The AFE for fast RX current 
mode consists of three amplifiers as shown in Figure 4.9: 1) the light diode regulation amplifier 
regulates VDIODE to the VREF from the passcode verification block, independent of the noise level, 
2) the ambient cancelation amplifier enforces the DC value of the VSIG node to be the same as the 
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Figure 4.8. The block diagram of the fast RX current mode. 
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VSIG_REF and generates an adequate gate voltage to sink the DC ambient current to ground, 3) the 
post amplifier consists of current mirror-based differential amplifiers in cascaded fashion to 
compare VSIG with VSIG_REF and amplify their difference to full rail. During the fast RX current 
mode, CDR circuit is clocked by a current-starved ring oscillator at 700 kHz. This CDR circuit 
takes the voltage input data stream from the TIA block and generates the decoded Data and CLK 
with a flexible data rate (i.e., CLK rate) ranging from 0.85 kHz to 80 kHz. The diode regulation 
and ambient cancelation amplifiers have an identical two-input cascaded structure, which uses the 
same three biases generated by the on-chip voltage reference generator. However, these two 
amplifiers are sized differently to meet their gain and bandwidth requirements. Decoupling 
capacitors (C1 & C2 = 3.2pF) are inserted for feedback loop stability and also for controlling the 
bandwidth of the noise cancelation. During fast RX current mode, the feedback loop cancels out 
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Figure 4.9. The schematic of trans-impedance amplifier with ambient light cancelling. 
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ambient light noise if the noise spectrum is narrower than the loop bandwidth, designed to be 
100Hz. 
4.4  Digital Back End (DBE) Implementation 
Digital back end circuit takes Manchester encoded output stream from the AFE described 
in the previous section and decode the stream to recovered GOC_CLK and GOC_DATA as shown 
in Figure 4.2. In Figure 4.10, Manchester encoded stream and corresponding bit information is 
shown. In order to send ‘bit 1’, there should be “no intense light” for the first half period followed 
by “intense light” during the second half period. In order send ‘bit 0’, there should be “intense 
light” for the first half period, followed by “no intense light” during the second half period. 
The DBE has the moving average filter to minimize the effect from noise. It stores the last 
8 samples, and compares the number of “Light (i.e., cmp = 1)” samples with the value specified 
by GOC_MAVG_THRESHOLD. If the number of “Light (i.e., cmp = 1)” samples in the last 8 
samples exceeds the value specified by GOC_MAVG_THRESHOLD, it sets the output mavg to 
1, which is then fed into the matched filter. Otherwise, mavg is set to 0. The matched filter has a 
16-bit shift register which is fed by the moving average output (i.e., mavg). At every clock edge, 
the pattern stored in the shift register is compared with the pre-defined pattern. Basically, this is 
T 2T 3T 4T0
Time
Light 
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"bit 1" "bit 0" "bit 0" "bit 1"
½T
T(n-2) T(n-1) T(n) T(n+1)
 
Figure 4.10. Manchester Code and estimated period notation. 
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an XNOR operation, where it is regarded as “matched” when the corresponding locations in the 
shift register and the pre-defined pattern have the same value. Then, the number of “matched” 
locations is compared with the threshold value specified by GOC_MF_THRESHOLD. If it 
exceeds the value specified by GOC_MF_THRESHOLD, it sets its output (MF) to 1, which is fed 
into FSM for further processing. 
The proposed DBE oversamples the incoming light pattern. There is no fixed number 
regarding the oversampling ratio, since it can automatically adjust to the incoming light period. 
However, there is an upper/lower limit on the oversampling ratio that user can use. The 
oversampling ratio is calculated based on the clock frequency of the proposed ULP optical receiver. 
The lower limit of the oversampling ratio is governed by the number of bits in the shifter register 
in DBE. Thus, it can be 16 in the ideal situation; however, it is recommended to be 20 in reality 
due to noise/jitter concern. The upper limit of the oversampling ratio is governed by the time-out 
feature implemented in DBE. 
‘Consistency’ is much more important than the oversampling ratio, since the proposed 
receiver trains itself using the incoming light pattern to extract the period information. If the period 
varies significantly during a training transaction, it might result in synchronization errors. In order 
to avoid the synchronization error, the following condition must be met. 
                                            
|𝑇(𝑛)−𝑇(𝑛−1)|
𝑇(𝑛−1)
<
1
2(𝐺𝑂𝐶_𝑇𝑅𝐴𝐼𝑁_𝑀𝐴𝑋_𝐸𝑅𝑅𝑂𝑅+1)
 (4.1) 
, where n is an integer denoting each occurrence of the symbols (i.e., “bit 1” and “bit 0” in Figure 
4.1). GOC_TRAIN_MAX_ERROR is predefined value to guarantee the minimum required 
consistency by the DBE and T(n) is the current period detected by the DBE. T(n-1) is the estimated 
period information internally stored in DBE. T(n-1) is updated at the end of every period using the 
equation below. 
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                                               𝑇(𝑛 + 1) =  
3
4
𝑇(𝑛 − 1) + 
1
4
𝑇(𝑛) (4.2) 
Although the condition given in (4.1) must be always met, the user put a much stricter 
constraint on the period variation. More variation in the period will increase the chance of detection 
errors. 
4.5  Measurement Results 
The proposed design is fabricated in 0.18μm CMOS with total area of 0.85mm2. The die 
photograph of the fabricated chip is shown in Figure 4.11. Figure 4.12 shows the measured 
waveform of SEL[35:0] and VCTRL signals as the ambient light intensity changes. As expected, 
SEL[35:0] toggles in steady state and VCTRL tracks the ambient light immediately to cancel the DC 
noise current. Measured bit error rates (BER) are shown in Figure 4.13 for the fast RX mode using 
a 3W LED source operating across an ambient light intensity ranging from low office light (500 
lux) to full sun (100 klux). The DC noise canceling feedback circuit limits the BER increase to 
3.4× across 500lux to 100klux at 0.5m TX-RX distance. Minimum required incident power on the 
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Figure 4.11. The die photograph of the chip fabricated in 180nm CMOS. 
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0.01mm2 PV diode is 900nW @ 850nm wavelength. This enables transmit distance of 25m with a 
standard 3W LED. The proposed receiver achieves its maximum energy efficiency of 112.5pJ/bit 
at the highest achieved bit rate, 250kbps as shown in Figure 4.13.  
The light pattern to activate the fast RX current mode from always-on voltage mode is 
shown in Figure 4.14. ‘Header/Address/Data in fast RX mode’ part means initial programming bit 
sequence. In Figure 4.14, TBASE indicates the period used in voltage mode, and TMAIN indicates the 
period used in current mode. Table 4.1 compares the proposed free-space optical receiver to prior 
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Figure 4.12. Measured ambient light tracking (voltage/current mode) of the optical receiver. 
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work, showing 1.8× improvement in standby power, 2700× faster bit rate, and 1.25× higher energy 
efficiency. 
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Figure 4.13. Measured BER and energy per bit of fast RX current mode. 
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Figure 4.14. The light pattern to activate the fast RX current mode. 
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4.6  Conclusions 
This work presents a sub-nW standby power optical receiver with ambient light noise 
canceling. The proposed optical receiver uses dual-mode operation in order to achieve both ultra-
low standby power and energy-efficient fast data reception. At distance below 0.3m, the noise 
canceling circuit enables the receiver to operate with BER <10-4 over a wide range (3 orders of 
magnitude) of ambient light conditions. The best energy efficiency of the receiver, 112.25pJ/bit is 
achieved at the maximum bit rate of 250kps bit rate. Compared with the prior ultra-low power 
optical receiver, it shows 1.8X improvement in standby power, 800X faster bit rate with 1.52X 
more energy efficiency.
 
  
 
Transmit Method
Technology
Supply Voltage
Power
Max. Data Rate
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RF
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0.5V
100kpbs
0.52nJ/bit
RF RF
180nm
1.8V
16.4W/22.9W
1k/200kbps
[34] [35] [36] [37] This Work
Optical
180nm
380pW/28.1W
80/112.25pJ/b
5bps/250kbps
180nm
 695pW
140pJ/b
 91bps
1.2V
52W
BER @-72dBm <10-3 <10-5
130nm
1.2V
1.64/0.11nJ/bit
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Optical
1.2V
<10-5<10-5<10-6
8.5W/1078W
8.5/5.39nJ/bit
 
Table 4.1. Performance summary & comparison with previous wake-up receiver works. 
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CHAPTER 5   
A 13.8pJ/b Implantable Optical Transmitter 
Achieving 65kbps with < 10-6 BER at 10mm Tissue 
Depth 
 
5.1  Introduction 
The next generation of implantable medical devices focuses on minimally invasive 
miniaturized solutions and ultra-low power operation. Traditional wireless implantable systems 
have used radio frequency (RF) communication. However, RF efficiency and link distance degrade 
super-linearly as antenna size shrinks with system size. For instance, > 10mm link distance 
requires an antenna size of at least 1mm2 and power consumption of 10s of mW, significantly 
constraining battery lifetime of miniaturized systems [52]–[54]. Recently, ultrasound implantable 
communication has been proposed using piezoelectric transducers, offering relatively low 
propagation loss [55]–[57]. By operating at MHz frequencies the transducer can be reduced in size 
to mm-scale, however power consumption remains in the 100mW range and energy efficiency is 
relatively low at hundreds of pJ/bit. 
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This work proposes an optical transmitter for ultra-small implantable applications with the 
target design space shown in Figure 5.1. Optical communication has the advantage that it uses an 
LED as the transmitter element; LEDs can be easily scaled to < 0.1mm2 while maintaining high 
efficiency [58], [59]. Unlike RF and ultrasound systems, which require custom-designed RF 
antennas and transducers, the proposed optical transmitter uses a commercially available LED. We 
propose the use of a photo-multiplying tube (PMT) as the receiver element which, with its 
capability of detecting a single photon, has extreme sensitivity thereby reducing transmit power. 
Furthermore, in contrast to RF and ultrasound, optical transmission does not require the generation 
(and precise control) of a carrier frequency, thus significantly reducing the power of the transmit 
electronics and greatly simplifying the signal modulation circuits. We build on these advantages 
of optical communication by using an energy-efficient pulse-position based modulation scheme. 
By optimizing the modulation point, the system achieves 3bits/pulse, increasing energy efficiency 
by 2.42× compared to a conventional binary pulse position modulation (PPM) with 10mm tissue. 
The proposed transmitter was implemented in 180nm CMOS technology, uses a 0.22×0.27mm2 
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Figure 5.1. Target design space for ultra-small implantable transmitter applications. 
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transmit LED, and achieves 13.8pJ/bit and 890nW power consumption at 65kbps with BER < 10-
6 and a link distance of 10mm tissue / 5cm free space. 
5.2  Energy-efficient implantable optical transmitter 
The system architecture consists of an optical reader device (ORD) and subcutaneous 
implanted sensor as shown in Figure 5.2. An 850nm wavelength IR-LED on the ORD transmits to 
a custom AlGaAs photodiode on the sensor node for downlink communication. The implanted 
sensor node demodulates both data and the embedded clock from the downlink [8]. Using the 
harvested clock, the sensor node then transmits to the ORD using a 450nm blue LED, creating 
channel separation between transmit and receive in a frequency division full duplex fashion. The 
PMT receiver on the ORD uses the photoelectric effect to amplify and detect individual photons 
achieving extremely high receiver sensitivity. For each detected photon the PMT generates a ~10ns 
pulse. The resulting pulse rate is proportional to LED light intensity and uplink information bits 
are then decoded by translating the observed PMT pulse rate to transmitted LED pulse position. 
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 Figure 5.2. The proposed system block diagram. 
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Figure 5.3 shows the structure of the optical TX system of the sensor. Using the clock 
CLKEXTR extracted from the downlink signal, the optical-TX encodes data and then generates the 
LED current using a switched capacitor-based current source and controllable current multiplier. 
A key design parameter that affects the TX transmission efficiency is the LED power when 
transmitting a data symbol (or pulse). Figure 5.4 shows the pulse rate generated by the PMT as a 
function of LED power when transmitting through 10mm of tissue. Ideally, the pulse rate is linear 
with LED power since an increase in power should generate proportionally more photons and 
hence higher PMT pulse rate. However, at very low power levels, the LED efficiency degrades 
and the graph shows non-linear behavior. Similarly, at very high power levels, the photon rate 
becomes so high that the PMT pulses overlap and the pulse rate saturates. Both conditions degrade 
energy efficiency and therefore the aim is to operate the TX in the linear portion of the graph in 
Figure 5.4. 
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Figure 5.3. Optical TX system architecture. 
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Various combinations of pulse width and amplitude result in distinct photon rate 
distributions at the PMT. Given the PMT measured pulse rate shown in Figure 5.4 and assuming 
a Poisson distribution of photon arrival time interval, the bit error rate (BER) is computed band 
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 Figure 5.4. Measured average pulse rate of PMT with 10mm tissue. 
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Figure 5.5. Symbol rate of PMT across symbol amplitude (LED power) with 10mm tissue. 
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shown in  Figure 5.5 for different symbol widths (shown on y-axis as 1/symbol rate) and symbol 
amplitude (shown as PLED). As expected, higher BER requires a longer symbols (lower symbol 
rate) or higher symbol amplitude (PLED). Then, by integrating the LED power over the symbol 
length, we obtain energy per information bit as shown in Figure 5.6, assuming simple binary-PPM. 
The energy optimal symbol shape has a clear dependency on the BER and also depends on transmit 
distance. For example, for BER = 10-5, near-energy optimal operation of 20pJ/b is achieved for 
data rates at 300kbps with 5.66W LED transmit power. As expected, as we lower the target BER, 
optimal energy/bit increases and the energy efficient data rate decreases as well. Since the TX has 
different optimal energy points depending on the target BER, link distance, and/or tissue thickness, 
the LED power and symbol rate of the TX needs to be adapted for each specific operating scenario.  
 The LED driver consists of a switched-capacitor current source, current mirror and 
modulation circuit as shown in Figure 5.7. Operation is performed in two non-overlapping phases: 
During 2, the capacitor array is discharged while the voltage on C1 is forced to the reference 
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 Figure 5.6. Energy per bit across data rate with 10mm tissue. 
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voltage, VREF, by the amplifier. Then, during 1, the output of the operational amplifier is constant 
and charges the capacitor array and C1 with a constant current via the mirror M3 and M4. In steady-
state, the voltages on both C1 and capacitance array at the end of 1 will equal VREF and IBIAS = 
2×VREF×CARRAY×FCLK, assuming a 50% duty cycle of non-overlapping clock 1 and 2. A current 
mirror with two-stacked NMOSs then multiplies IBIAS from the switched-capacitor current source 
and draws N×IBIAS from the 450nm InGaN LED to transmit the symbol data. 
The proposed TX circuit structure has the following advantages: 1) Since the capacitor has 
a small temperature dependence and the clock frequency is extracted from the external ORD, we 
obtain a very stable current reference [9], 2) the current IBIAS is directly proportional to the clock 
frequency FCLK, resulting in inverse correlated pulse width and amplitude. Hence, energy per pulse 
is constant and is modulated by the capacitance array as given by N×VREF×CARRAY×VLED (VLED is 
the operating voltage of the LED). This enables effect modulation of the light signal within the 
energy optimal region of the symbol length / amplitude space shown in Figure 5.6. 
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Figure 5.7. Schematic of switched capacitor-based LED Driver. 
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5.3  Measurement Result 
The proposed optical TX is fabricated in 180nm CMOS. Figure 5.8 shows the testing setup 
with chicken tissue to measure TX energy efficiency and to measure BER of given M-ary PPM 
modulation scheme. Unlike the analysis in Figure 5.6, the shown measurements also include the 
energy of the circuits on the TX chip. As the number of positions in M-PPM increases, LED energy 
per bit decreases as a higher order M-PPM encodes more bits. However, the TX circuit energy 
overhead increases because of the longer symbol duration. As shown in Figure 5.9, an 8-ary PPM 
achieves the best energy efficiency at this particular scenario as it balances LED and TX circuit 
energy consumption. At 10mm tissue depth and10-6 BER, the proposed TX has an optimum energy 
point of 13.8pJ/bit as shown in Figure 5.10. As tissue thickness increases, energy/bit of the TX 
rises while the data rate achieving the optimal energy efficiency decreases to meet the target BER 
as shown in Figure 5.12. Figure 5.11 illustrates the measured result of BER vs. energy efficiency 
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Figure 5.8. Testing setup with chicken tissue. 
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across the free space TX-ORD distance. Up to 16cm free space distance can be achieved with BER 
< 10-3 at 20pJ/bit. Table 5.1 summarizes TX performance and compares with prior work.  
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 Figure 5.9. Energy efficiency of proposed TX with different modulation scheme. 
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Figure 5.10. Measured energy efficiency when using 8-ary PPM scheme for TX. 
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It shows smallest TX element size and lowest power consumption among those listed while 
it achieves comparable link distance through tissue / free-space. Energy efficiency is ≥ 24x 
improved compared to other optical TX designs listed [58], [60]. 
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Table 1. Performance summary & comparison
 RF TX : antenna size; Ultrasonic TX : piezoelectric transducer size; Optical TX : LED size
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Table 5.1. Performance summary & comparison 
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CHAPTER 6   
Conclusions and Future Directions 
 
6.1  Conclusions 
 
A miniaturized cubic millimeter-scale device, which is a new type of IoT platform, has 
received attention due to its low power, small size, and cheap cost. These qualities make it useful 
for a wide range of new applications, from health monitoring to effective maintenance of industrial 
equipment. However, there are several challenges that need to be addressed to transform such a 
device into a bona fide IoT platform. This thesis proposed novel solutions for these challenges, 
adopting ultra-low power circuit techniques to minimize the energy per operation and power 
consumption of the miniaturized IoT device. 
Due to the restricted size limit on the battery of cubic millimeter-scale IoT devices, the 
average power consumption of a standard miniaturized sensor node should be at nW or sub-nW 
levels. Therefore, an extensively standby power-oriented design and an aggressive power duty 
cycling scheme were applied to a cubic millimeter-scale IoT system in order to operate with the 
minimum level of energy and power. The power cycle of a miniaturized IoT device has two 
operation modes: long-duration sleep mode and short-duration active mode. Thus, it is critical to 
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 reduce the standby power consumption of the always-on blocks and to design energy-efficient 
circuits for both modes. This thesis suggested several circuit design techniques to reduce the static 
power and to increase the energy efficiency of the blocks needed to make the miniaturized sensor 
system. In chapter 2, the dynamic leakage-suppression logic was presented to enable ultra-low 
power battery-less operation of wireless sensing systems. A 32-bit Cortex M0+ processor and a 
256-B memory were implemented using this logic family while consuming 295 pW at 0.55 V. We 
demonstrated the battery-less operation of the processor, which operates directly from a 0.09-mm2 
bulk silicon solar cell under 240 lux, similar to indoor light conditions. 
Chapters 3 discussed the ultra-low power, always-on sensor interface design techniques. 
We proposed an always-on light-to-digital converter (LDC) and found that it measured a 1.9x 
wider light intensity range and consumed 7,200x less power than the previous design. The 
proposed LDC uses the unique property of the Dynamic Leakage Suppression logic Ring 
Oscillator (DLS RO), discussed in chapter 2. We demonstrated that the proposed circuit 
accumulated the light energy in 32-bit code with 0.38% resolution error while consuming 550 pW. 
In chapter 4 and 5, the low-power free-space optical transceiver circuit design was 
presented. More specifically, an always-on sub-nW standby power optical wake-up receiver was 
suggested in chapter 4. The proposed optical receiver adopted a dual-mode (voltage and current 
mode) operation for ultra-low standby power and energy-efficient fast data reception. This optical 
receiver could cancel in-band light noise from 200 lx to 100 klx, improving the BER under various 
ambient light conditions. Finally, chapter 5 described an energy-efficient optical transmitter (TX) 
for cubic millimeter-scale implantable sensor systems designed to transfer data from low-power 
minimally invasive implants. When paired with a photo-multiplier tube receiver, the TX consumed 
0.89W at 65 kbps while achieving 13.8 pJ/bit energy efficiency. 
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6.2  Future Directions 
The system that was synthesized with the proposed dynamic leakage suppression logic 
family consumed extremely low power while exhibiting poor performance. Since the current that 
switches the output of each logic gate was subthreshold leakage from the super-cutoff transistors, 
the FO4 delay was 0.7 ms, which dictated the performance of the entire system. For library 
implementation, we built with only DLS 2-input NAND, 2-input NOR, inverter, latch, and flip-
flop. Moreover, we inserted unnecessary buffers to most of the paths in the processor to give a 
margin for the minimum time constraint in excess of the expected margin. Making a library with 
various types and sizes of DLSL gates and relaxing the hold time margin would enhance the 
performance and reduce the size compared to the present version. The implementation of DLSL 
with the advanced technology will be the next step of this line of research. 
The low-power optical wake-up receiver proposed in chapter 4 was integrated into the 
current wireless sensor node system for test purposes. We measured how much the unary-coded 
resistor bank in the proposed wake-up receiver could track the target ambient light intensity across 
the operating temperature range (0-8°C). In order to track the target ambient light intensity range 
(100~100 klx) properly, more parallel shunt resistors to the bank should be inserted. In addition, 
we verified the required settling time of the analog feedback circuit in the current mode operation. 
From this settling time information, the preamble duration can be determined between voltage and 
current-mode operation. The final step of this work would be to test the revised wake-up receiver 
integrated with the wireless sensor node system. 
Lastly, this thesis presented an implantable optical transmitter with PMT as a receiver. 
Influenced by the extremely sensitive PMT, the proposed optical transmitter achieved low power 
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operation with reasonable energy per bit of 13.8 pJ/bit at 65 kbps transmit speed. Adding pulse-
amplitude modulation to the existing pulse-position modulation scheme will lead to higher energy 
efficiency. The implantable optical transmitter should control the pulse width and the pulse 
position to achieve high energy efficiency so that it can operate under various circumstances (e.g., 
different depths of implantation or tissue characteristics). The modified modulation can be 
implemented and tested to validate the energy efficient operation of the optical transmitter, 
enabling an implantable application. Additionally, we did the proposed transmitter performance 
experiments with chicken breast tissue, expecting that the chicken breast had a similar absorption 
characteristics as real human skin tissue condition for given LED light wavelengths [61]. Since 
the distribution of arteries and veins in chicken breast tissue is not identical to real human skin 
tissue distribution, it is necessary to test the transmitter performance under in-vivo implantation in 
rat. 
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